ACHARYA INSTITUTE OF TECHNOLOGY Bangalore - 560090

CBCS Scheme


USN																	15CS32
	L.	Th	ird	Se	me	ste	r B	E.	De	egre	ee	Examination	n, Dec	.201	5/Jan	.201	7
												igital Elec					
Time: 3 hrs. Max. Marks: 80															arks: 80		
		Note	e: A	nsw	er F	IVI	Eful	l qu	iesti	ons,	ch	oosing one full	questioi	n from	each n	ıodu	le.
		Module-1															
1	a.	Explain the working of N – channel DE – MOSFET, with the help of neat diagram.															
	b.	With circuit diagram, explain any two application of FET.														(08 Marks) (06 Marks)	
	C.	How	CN	1OS	can	be	used	as	inve	rting	g s	witch?					(02 Marks)
		OR															
2	a.	Design a voltage divider bias network using a DEMOSFET with supply voltage $V_{DD} = 1$														$V_{DD} = 16V$,	
		$I_{DSS} = 10$ mA and $V_P = 5V$ to have a quiescent drain current of 5mA and gate voltage (Assume the drain resistor R_D to be four times the source resistor R_S and $R_2 = 1$ k Ω).													2).		
	b.	Evaloin the newformers are seen of CO														(08 Marks)	
				,				Γ									(08 Marks)
3	a.	Mini	miz	e th	e fol	low	ing l	Boo	lean			odule-2	n metho	d			
		f	Minimize the following Boolean function using K – map method $f(a, b, c, d) = \Sigma m (5, 6, 7, 12, 13) + \Sigma d (4, 9, 14, 15).$ (06 Marks)														
	b. Apply Quine Mc - Clusky method to find the essential prime impl										icants	for th	ne Boolean				
		expression $f(a, b, c, d) = \sum m (1, 3, 6, 7, 9, 10, 12, 13, 14, 15).$ (10 M														(10 Marks)	
1	0	A di	rital	OXIO	tom	into	, le a	d		al to	7	OR	0.4				
7	a.	form	. Th	e m	onth	Jan	uary	ues ⁄is	repr	a in esen	wr	nich the month of as '0000', Febr	f the yea uary as	ar is gi '0001'	ven as i	nput	is four bit
	form. The month January is represented as '0000', February as '0001' and so on of the system should be '1' corresponding to the input of the month containing 3 otherwise it is '0'. Consider the excess number in the input beyond '1011' as do										g 31	days or					
		cond	itior	e it i	r th	e sv	onsi stem	der of	four	exce	iah	number in the ingoles. (ABCD) find	put beyo	ond '1()11' as	don'	t care
		i) W	rite	trut	h ta	ble a	and I	Boo	lean	exp	ores	ssion in SOP Σm	and PC	SПМ	form.		
	ii) Using K – map simplify the Boolean expression of canonical miii) Using Basic gates implement logical circuit.										l mini	term fo		(10.3%)			
	 b. What is Hazard? List the type of hazards and explain static 0 and static - 1 has 												zard.	(10 Marks)			
																	(06 Marks)
-									2000]	M	odule-3					
5	a.	1mple 12, 1	eme 5).	nt th	ne fo	llov	ving	fun	ictio	n us	ing	g 8:1 multiplexer	f(a, b, c	(d) = 0	$\Sigma m (0,$	1, 5,	
	b.	Reali	ize t									8 decoder					(06 Marks)
	c.	i) f(a	a, b,	c) =	= Σn nitu	1 (1, de (2, 3	, 4)) ator?	ii)	f($(a, b, c) = \sum m(3, 5)$ in 1 bit magnitud	5, 7).				(04 Marks)
	٠.	** 1141	. 13 1	, rag	11114	uc C	om	Jara	ıwı (LA	pra.	m i ou magnitud	ie comp	arator.			(06 Marks)
6	a.	Desig	on 7	_ 94	om	ent (deco	der	llein	o Di	ΙΛ	OR					(00 % # * * * * * * * * * * * * * * * * * *
Ÿ	b.											 nd Sequential circ	cuit.				(08 Marks) (04 Marks)

15CS32

c. Write VHDL code for given circuit.

(04 Marks)





Module-4

- 7 a. What is Race around condition? With block diagram and truth table, explain the working of JK master slave flip flop. (10 Marks)
 - b. Give State transition diagram and characteristics equation for JK and SR Flip Flop. (06 Marks)

OR

8 a. With neat diagram, explain Ring counter.

(04 Marks)

b. What is Shift Register? With neat diagram, explain 4 bit parallel in serial out shift resisters.

(08 Marks) (04 Marks)

c. Compare Synchronous and Asynchronous counter.

Module-5

- 9 a. Define Counter. Design A synchronous counter for the sequence $0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 0 \rightarrow 4$ using JK Flip Flop. (12 Marks)
 - b. Explain Digital clock, with neat diagram.

(04 Marks)

OR

10 a. Explain the Binary ladder with Digital input of 1000.

(06 Marks)

b. Explain 2 bit simultaneous A/D converter.

(10 Marks)

* * * * *